Improving the performance of organic thin film transistors formed on a vacuum flash-evaporated acrylate insulator Polymer dielectric layers are desirable for flexible organic thin-film transistors (OTFTs) due to their favorable processability and inherent flexibility. Amorphous linear polymers, e.g., polystyrene (PS), may be used as a non-polar dielectric layer. However, such materials, deposited as polymers, either from solution or by thermal evaporation, may have high gate leakage due to, for example, pinhole defects. In order to make reliable transistors, it is necessary to constrain the dielectric polymer chains by cross-linking. 1 This involves using polymers with reactive sites such as acid anhydride, 1 cinnamate, 2,3 silane, 4 epoxy and acrylate 5 groups that can cross-link during deposition or with a cross-linking agent in-situ. These chemical groups react under certain conditions, e.g., heat or radiation, to form covalent bonds between the polymer chains to yield a dielectric layer with better mechanical and electrical reliability. Radiation curing lends itself well to large area processing. For example, E-beam or plasma in-situ polymerization of a vacuum flash evaporated acrylate layer, which requires sub-second curing, yields tens of meters of polymer film per minute in a roll-toroll process. [6] [7] [8] Use of these cross-linkable materials, however, inevitably leaves weakly polar chemical groups, such as ester groups, on the surface. Surface polar groups are believed to affect the growth of subsequently deposited organic semiconductors 9 and are undesirable for achieving high carrier mobility in OTFTs. 10 Accordingly, there is a tradeoff between the desirability of a non-polar surface and the processability as well as reliability of the bulk of the dielectric layer, which requires polar groups to form the cross-linking network.
In our development of an all-vacuum route for the roll-toroll production of OTFTs, we have demonstrated that crosslinked, flash-evaporated tri(propylene glycol) diacrylate (TPGDA) is an effective dielectric layer, giving rise to OTFTs with low gate leakage leading to on/off current ratios in excess of 10 5 , but owing to undesirable surface condition, yields relatively low mobility devices with unstable threshold voltage, V T , in ambient air. 7 In the following, therefore, we present the results of a systematic investigation (a) to understand the role of surface chemistry of the acrylic polymer on transistor performance and (b) to identify a suitable buffer material for cross-linked TPGDA that will enhance its surface properties, while maintaining its excellent bulk properties. In particular, we investigate the effect of surface ester group concentration on OTFT performance by examining a range of thin, spin-coated, surface buffer layers of polymers with different ratios of ester group to carbon atoms in their molecular structure.
OTFTs were made in a bottom-gate top-contact configuration ( Fig. 1(a) ) on a glass substrate. The cross-linked TPGDA dielectric layer, $450 nm thick (as measured by Dektak thickness profiler), was deposited by flash evaporation onto glass slides with pre-patterned gold gate contacts and condensed as a liquid monomer before being cured by plasma. 6, 7, 11 The TPGDA surface was then modified by the addition of 15-40 nm thick (as measured by a Micro-XAM phase shift optical profiler) polymer buffer layers with different ester content ( Fig. 1(b) ). The following polymers: poly(1-vinylnaphthalene) (PVN), PS, poly(vinyl stearate) (PVS), poly(butyl methacrylate) (PBMA), and poly(methyl methacrylate) (PMMA) were spin-coated from toluene solutions at a concentration of 0.6 wt. %. The treated dielectric layers were annealed at 70 C for 10 min to remove solvent from the spin-coated layer. Bare TPGDA reference layers were also annealed along with the buffer-treated dielectric layers. Thus, different dielectric surfaces with ester/carbon ratio ranging from 0 to 1:5 were prepared. The polar (c polar ) and dispersive (c dispersive ) components of the surface energy of the buffer layers were calculated based on contact angle measurements using water and diiodomethane following a)
Fowkes's method. 12 A pentacene or dinaphtho [2,3- 
film $70 nm thick was thermally evaporated simultaneously at a rate of 0.2 Å /s onto these dielectric surfaces with the substrates being held at room temperature. The crystals of the resulting semiconductor film were characterized by XRD. Gold source/drain contacts (L ¼ 200 lm, W ¼ 2400 or 5000 lm) were thermally evaporated onto the semiconductor layer through a shadow mask. The TPGDA monomer, buffer polymers, and pentacene were all purchased from Sigma-Aldrich. The DNTT was synthesized based on the method of Takimiya. 13 After fabrication, the pentacene devices were encapsulated using microscope cover slides sealed with paraffin wax. This encapsulation was effective in preventing the transistors from degrading during repeated measurements in air. 7 The DNTT device proved to be stable and was not encapsulated. The surface topographies of the dielectric and semiconductor layers were characterized by AFM. The transistor performance was characterized using two source measurement units (Keithley, model 2400) in air in the dark.
With no buffer layer, the root mean square, RMS, surface roughness of flash evaporated TPGDA films was about 0.4 nm over a 3 lm Â 3 lm sample area. This is close to that of thermally grown SiO 2 on Si, often used as a gate dielectric. Table I shows that with the spin-coated buffer layers the surface roughness was reduced slightly to $0.3 nm. The polar and dispersive components of the surface energy of each surface are given in the same table. As expected, the polymers without ester groups, i.e., PS, PVN, had highly non-polar surfaces. The low ester content PVS and PBMA also showed low polarity (c polar 1.2 mN/m), while bare TPGDA and PMMA surfaces had much higher values: 8.5 mN/m and 6.4 mN/m, respectively. The polar component of the surface energy of TPGDA is greater than in PMMA, probably as a result of exposure to the plasma during curing.
14 The dispersive part of the surface energy and the total surface energy were generally not correlated with the ester group concentration, as evidenced by the data in Table I .
There have been plenty of reports on the relation between dielectric surface energy and pentacene morphology. [14] [15] [16] [17] [18] Large pentacene grains have been reported on dielectric surfaces with the total surface energy ranging widely from 25 to 55 mN/m. 14, 17 In our experiment, the aliphatic ester-containing PMMA surface, with c total of 37 mN/m and c polar of 6.4 mN/m resulted in large pentacene grains (Fig. 2) and the highest XRD signal intensity (Table I) . Large pentacene grains with diameter reaching 1 lm were also observed on the non-polar ester free PS (c total ¼ 47.5, c polar ¼ 0.0 mN/m) and the ultra-low surface energy non-polar: PVS (c total ¼ 23.1, c polar ¼ 0.0 mN/m) buffer layers. The naphthalene-containing PVN, which might be expected to give large pentacene grains due to molecular similarity of the naphthalene units to the semiconductor, resulted in a grain size much smaller than that of PS, despite their comparable surface energy. The XRD signal peak intensity (Table I) , which provides a rough measure of crystalline order in the pentacene films, is generally correlated with the pentacene grain size observed by AFM (Fig. 2) .
We conclude, therefore, that pentacene crystalline morphology does not correlate with the presence/absence of either ester or aromatic groups on the dielectric surface. Furthermore, it does not correlate with the surface energy of the underlying substrate, as both weakly and strongly polar/ dispersive surface energy gave large crystals in some cases. The pentacene growth might be affected by other factors associated with the dielectric surface. Of course, the transistor performance is likely to be dominated by the pentacene order very close to the dielectric surface, which may be very different from the bulk and free-surface morphology, as suggested by the "layer þ island" crystal growth mode for the first few layers of pentacene. 16, 17, 19 In Table I and Fig. 3(a) , we present the charge carrier mobility of OTFTs with different dielectric surface buffers and bare TPGDA. The mobility is calculated from the saturation region of the transfer curves using the conventional square-law equation. 7, 20 The presented values are averages obtained from at least four, and up to 24, individual transistors. All pentacene layers were deposited simultaneously in the same run, thus excluding effects that may arise from batch-to-batch inconsistencies in the pentacene evaporation process (the pentacene film on PVN were deposited in a separate run for XRD with deposition parameters kept the same). Among the surfaces that gave large crystals, i.e., PS, PVS, PMMA, the highest mobilities were observed on the PS and the PVS surfaces, which have zero and one ester per 20 carbon atom, respectively, and displayed a near-zero polar surface energy. The PMMA surface, despite showing a large pentacene grain size, high XRD signal intensity, and similar signal peak position as that of PS and PVS, led to a mobility no better than that of PVN and PBMA on which the grain size was much smaller. The PBMA, bare TPGDA, and PVN with smaller grain size showed the expected much lower mobility. The low mobility associated with the high ester content PMMA buffer, despite the favorable morphology is in good agreement with the review by Veres et al. 21 They summarized that a polar/high k dielectric surface restricts OTFTs mobility due to its polarity and, conversely, a non-polar surface gives high mobility. Two different models, i.e., a density of states (DOS) 22 broadening model based on hopping transport of charge carriers and a Fr€ ohlich polaronic coupling model, 23 have been built to explain the observation. However, the detailed mechanism is still not confirmed.
In a further experiment, we optimized the semiconductor deposition parameters and process and obtained large pentacene crystals of 2 lm on PS, PMMA (Fig. 4(c) Owing to its better environmental stability, 24 we extended the buffer layer treatment to DNTT transistors 25 with all the parameters unchanged. The DNTT, similarly to the pentacene, showed quite large grains on the PS and bigger ones on PMMA (Fig. 4(d) inset) as well as PVS covered TPGDA. The PS and PVS surfaces show much higher mobility than that of the uncoated and PMMA covered surfaces, achieving an average value of $1.00 cm We conclude that by restricting the concentration of polar ester groups to below about one ester group per 20 carbon in an amorphous polymer buffer layer on our TPGDA dielectric surface, the charge carrier mobility increased significantly for pentacene and DNTT films with large grain morphology.
While improving carrier mobility, the reduction in surface ester concentration caused a systematic change of $15 V to more negative values in the threshold voltage, V T , of the pentacene devices (Fig. 3(b) ). A similar trend was observed in the group of devices with optimized pentacene deposition (Fig. 4(b) ) although the extent of the shift was smaller. This is in contrast to the turn-on voltage, V to , which was scattered around 0 V (Fig. 3(c) ), suggesting a sensitivity to interface defects and/or contaminants. 26 Threshold voltage is a key transistor parameter so that shifts in its value due to dielectric surface modification have been studied intensively. In the case of self-assembled monolayers (SAMs), the dipole field across the SAM thickness is thought to be the cause of such shifts. 27 In our case, since the polymer buffers are amorphous, the average dipole moment across the film is likely to be zero and so cannot be the origin of the shift in V T observed here. This is further confirmed by the lack of dependence of V T on the buffer layer thickness (Fig. 3(d) ). 28 According to Kobayashi, 29 the difference in electron affinity between dielectric and semiconductor can also induce a dipole across the insulator/semiconductor interface leading to differences in V T from one dielectric material to the other. However, V to should also follow the same trend-clearly this is not the case here for pentacene (Fig. 3(c) ).
Further evidence that neither of these explanations apply is seen in the comparison between DNTT and pentacene. First, the different dielectric surfaces cause only a 2-3 V difference in the V T of DNTT (Fig. 4(b) ). Second, the V to is close to zero in all cases (Fig. 4(d) ), so the difference between threshold voltage and turn on voltage, V T -V to , for the DNTT is almost negligible, while that of pentacene devices is obvious. This suggests that interfacial and bulk trap states are much fewer in DNTT compared with pentacene. This is confirmed in simulations undertaken with Silvaco's UOTFT (Universal Organic Thin Film Transistor) model, which suggest an almost ideal behavior for DNTT transistors utilizing PS buffering: 25 mobility was found to be insensitive to the applied gate voltage, V G , resulting in the ideal square-law dependence on V G of the device current, I D , in saturation (Fig. 4(d) ). In contrast, pentacene devices formed on the PS-buffered TPGDA display a high mobility only at high V G -the strong dependence of mobility on V G leading to the non-linear plot of I D 0.5 vs. V G in Fig. 4(c) , a feature consistent with the presence of trap states in the semiconductor. The presence of trap states is highly likely to be the reason for the different transistors performance of Pentacene and DNTT 30 and perhaps is also responsible for the threshold voltage shift that we observed on the different combination of buffer layers with pentacene.
In conclusion, we have shown that vacuum flashevaporated and cross-linked TPGDA is a viable approach to producing stable, high mobility transistors from both pentacene and DNTT, so long as the insulator surface is buffered with a layer with surface ester group content less than one per 20 carbon atoms. For pentacene devices, however, the higher mobility was accompanied by a detrimental shift of threshold voltage to more negative values. For DNTT devices, by contrast, buffering TPGDA with PS and PVS yielded a higher mobility accompanied by relatively low threshold voltage. Consequently, our on-going development of a vacuum-based roll-to-roll process is concentrating on DNTT devices and on alternative, vacuum-compatible methods of reducing the surface ester concentration of TPGDA.
Finally, although our primary goal was to establish the role of ester groups on transistor performance, the systematic modification of surface ester group concentration has shown that the overall dielectric surface energy is not the primary factor in determining grain size in subsequently evaporated films of pentacene and DNTT. Furthermore, we have shown that larger grain size does not necessarily lead to high mobility-it must be coupled with a low value for the polar component of the surface energy. These observations may go some way towards reconciling conflicting reports in the literature on such effects. This work was financially supported by EPSRC through the Innovative electronic-Manufacturing Research Centre, Loughborough, UK under Grant No. FS/01/01/10.
